A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications
نویسندگان
چکیده
منابع مشابه
A Reconfigurable Arithmetic Array for Multimedia Applications
Experimental work on reconfigurable computing has focussed on FPGAs as the only available implementation technology. While many successful systems have been built from single-bit output FPGA logic cells, there appear to be limits to this approach when compared to ASICs: low arithmetic density, reduced clock speed and low internal RAM density and bandwidth, as well as increasingly higher reconfi...
متن کاملReconfigurable Antenna Array Architecture for Ofdm Receivers
In this paper, we deal with the problem of the multi-antenna array receiver optimization for OFDM-based wireless LANs. In fact, it has been stated that the best algorithm and even its key parameters depend deeply on the working environment. For these choices, two solutions are here proposed: the classical bayesian channel classification and a fuzzy inference-based selection for a single antenna...
متن کاملA Self-Reconfigurable Gate Array Architecture
This paper presents an innovative architecture for a reconfigurable device that allows single cycle context switching and single cycle random access to the unified on-chip configuration/data memory. These two features are necessary for efficient self-reconfiguration and are useful in general as well—no other device offers both features. The enhanced context switching feature permits arbitrary r...
متن کاملAutomatic Generation of Systolic Array Designs For Reconfigurable Computing
The problem of rapidly generating optimal parallel circuit implementations from high level, formal descriptions of affinely indexed algorithms is addressed here in the context of reconfigurable FPGA-based computing. A specialized software tool, SPADE, is described that will take a user's high level code description of his algorithms and automatically generate an abstract latency-optimal, locall...
متن کاملA systolic array architecture for the discrete sine transform
An efficient approach to design very large scale integration (VLSI) architectures and a scheme for the implementation of the discrete sine transform (DST), based on an appropriate decomposition method that uses circular correlations, is presented. The proposed design uses an efficient restructuring of the computation of the DST into two circular correlations, having similar structures and only ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable Computing
سال: 2009
ISSN: 1687-7195,1687-7209
DOI: 10.1155/2009/529512